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Abstract— In this letter, we quantify the impact of device 
limitations on the classification accuracy of an artificial 
neural network, where the synaptic weights are implemented 
in a Ferroelectric FET (FeFET) based in-memory processing 
architecture. We explore a design-space consisting of the 
resolution of the analog-to-digital converter, number of bits 
per FeFET cell, and the neural network depth. We show how 
the system architecture, training models and over-
parametrization can address some of the device limitations. 
 
Index Terms—Ferroelectric FET, non-volatile memory, non-
von Neumann computing, neuromorphic computing acceleration 
I. INTRODUCTION 
As Deep Neural Network (DNN) based machine learning 
accelerators suffer from the memory bottleneck, research has 
started in earnest to develop alternative computing architectures 
that take advantage of Processing-in-memory (PIM) [2-10]. In 
particular, FeFET based non-volatile arrays, with low operating 
voltages, fast read/write cycles and ability to store multiple 
states in a single device are promising [2]; however, they suffer 
from several technology challenges. In particular, in spite of 
advanced pulse shaping, the conductance of FeFETs vary non-
linearly with the number of pulses, which leads to a loss of 
classification accuracy when they are used as synaptic 
connections in a DNN. In this letter we quantify the effect of 
this non-linearity on classification accuracy and explore the 
design space with the FeFET and peripheral circuits to ascertain 
possible operating ranges and conditions. As opposed to earlier 
studies on the MNIST [2] data-set, we discuss the role on device 
imperfections on the classification accuracy of the more 
complex EMNIST data-set [1], which provides further insight 
into the design complexity for real-world applications. 
II. DEVICES AND ARCHITECTURE 
A. Device modeling 
Fig 1 illustrates the measured polarization, transient current 
and amplitude modulated pulsing scheme for FeFETs, which 
results in an analog conductance change. For further details on 
the device fabrication, interested readers are pointed to [2]. Fig. 
2(a) shows the model of FeFET conductance with respect to the 
number of write pulses validated against experimental data 
presented in [2]. We model the nonlinear conductance as 
 
where Gmax and Gmin are the maximum and minimum 
conductance values, and α is a parameter of nonlinearity (α=0.4 
in Fig.2(a)). This is in contrast to the convex/concave functions 
that have been used in [2]-[4] to model non-linearity. We note 
that in the case of FeFETs the sigmoidal function is (1) a better 
fit and (2) physically meaningful. The sigmoidal conductance 
response manifests from the approximately Gaussian 
distribution of coercive fields among individual domains within 
the ferroelectric. Therefore, an amplitude modulated pulse 
scheme, which in essence, integrates across the domain 
distribution is expected to produce sigmoidal characteristics 
(Fig. 1). Varying α in Equation (1) controls the nonlinearity as 
shown in Fig. 2(b), and physically corresponds to changes in 
the distribution of the coercive fields within the H0.5Z0.5O2 layer 
which is a strong function of the processing conditions 
including Zr concentration and the crystallization anneal 
temperature [16]. Fig. 2(b) illustrates the parametric space of 
FeFET conductance, α is varied from 0.25 to 2.0. The cell 
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(a)                                      (b) 
      
                                      (c)                                       (d)                                  
Fig. 1:  Measured (a) polarization and (b) transient current as a function of 
VFE for a W/(10nm)Hf0.4Zr0.6O2/W capacitor. (c) Amplitude modulated 
pulse scheme with pulse width=100ns directly samples the Gaussian 
domain distribution resulting in a sigmoidal response of the polarization to 
successive write pulses (d). 
 
 
(a) (b)                                                                          
Fig. 2:  (a) Comparison of the proposed conductance model with experimental 
data (α= 0.4) (b) Parametric conductance model for varying non-linearities  
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structure (Fig. 3) shows the schematic diagram for a differential 
FeFET memory cell capable of storing both positive and 
negative synaptic weights. We consider the default number of 
bits per FeFET cell is 5 (32 levels). The access transistors are 
connected to the gate of FeFETs, GL1 and GL2. During write, 
write pulses are applied through GL1 and GL2 when WL is 
asserted to high. During read, BL1 and BL2 are asserted to the 
read voltage and the currents from each row flowing through 
the SL are the summed via Kirchoff’s circuit laws according to: 
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The differential cell structure allows us to generalize to both 
positive and negative numbers (both inputs and weights). As 
opposed to [4,12,13], this scheme (1) eliminates the need for 
using a separate array for storing negative weights and (2) 
enables the use of activation functions like “tanH”[17] and 
“leaky rectifier unit”[18] which are becoming more common in 
complex networks and whose outputs can be negative. Fig.3(b) 
shows the FeFET memory array for the multiplication of 1 by 
m vector as well as m by n matrices. SL of each cell in the same 
row are connected together. The vector inputs are processed by 
the per-column digital-to-analog converters (DAC). When all 
the WLs of FeFET array are activated simultaneously, the 
current sum at SL of each row represents the output of a matrix-
vector multiplication. Therefore, by using such a PIM 
architecture, we can compute matrix-vector multiplication in 
O(1)[3]. The SL current is transferred to digital value after ADC 
and sigmoid operation is applied. 
B. Processing-In-Memory Architecture 
The FeFET based PIM architecture for a DNN accelerator is 
shown in Fig.4, and is used to explore fully connected Deep 
Neural Network (DNN) and their performance on the EMNIST 
Balanced datasets [1] [14][15]. The network consists of 784 
input nodes, a variable number of hidden neurons and 47 output 
neurons. Fig.4 shows the conceptual schematic of how the 
system operates. We envision distinct FeFET memory arrays 
which store the synaptic weights of the input to the hidden layer 
and 1, 2 or 3 hidden layers connecting to the output layer.  
C. Simulation Setup 
We perform training and inference based on FeFET PIM 
architecture with EMNIST Balanced dataset on the Google 
Tensorflow platform augmented with device, circuit and 
architecture models to capture electrical non-idealities of the 
hardware implementation. We compare three models. The first 
model is the Floating Point(FP) model where training and 
inference are done on a GPU (baseline design). The second 
model is the Hardware-Aware Inference (HAI) model where 
inference is done on FeFET PIM architecture and the network 
training is hardware-agnostic and carried out on a GPU. During 
the training in HAI model, weights are scaled to the range [-
1,1]. The third model is a Hardware-Aware Training and 
Inference (HATI) model where both training and inference are 
done on the FeFET PIM. The classification accuracy from the 
FP model sets guidelines to assess inference performance of 
HAI model and training/inference performance of HATI model, 
as discussed in the following section.  
III. SYSTEM ANALYSIS AND RESULTS 
Fig.5 illustrates how the classification accuracy of HAI 
model changes with the number of bits/cell of FeFET array and 
ADC bit resolution are used. The weights from FP model are 
quantized to 8 bit and stored in 8 bit/cell FeFET array when 8 
bit/cell FeFET array is used. In case of using 4 bit/cell FeFET 
 
                                              (a) 
# hidden layers 
in the network 
# neurons in 
 1st layer 
# neurons in 
 2nd layer 
# neurons in  
3rd  layer 
1  100 N/A N/A 
2  256 100 N/A 
3  484 256 100 
 (b)  
Fig.4. (a)FeFET based PIM architecture for fully connected neural network 
and (b) Summary of the neural network architectures that are explored here. 
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Fig.3: FeFET cell schematic (a) conceptual (b) PIM array architecture that 
enables (1 by m) input vector and (m by n) weight matrix multiplication. The 
red colored transistors are FeFETs which store the synaptic weights. 
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           (a)ADC resolution=8 bits                  (b) ADC resolution=10bits 
 
              (c)ADC resolution=12bits                                  (d)                                            
Fig.5. (a)-(c) Classification accuracy for the HAI model with varying ADC 
resolution, non-linearity and the number of bits stored per FeFET cell. (d) 
Summary of the classification accuracy.  
α ADC bit
resolution
4bit/cell
[%]
8bit/cell
[%]
0.25 8 66.02 65.54
10 69.13 67.91
12 69.27 68.11
0.4 8 58.4 56.46
10 61.55 58.47
12 61.52 59.07
0.7 8 47.16 45.87
10 49.46 47.48
12 49.61 47.66
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array, 8bit quantized weights are split up into two 4bits and 
stored in 4 bits/cell FeFET array. Since we split the weights the 
area of FeFET array is doubled.  From the figure, we observe 
that the classification accuracy with 4bit/cell FeFET array is 
better than the classification accuracy with 8bit/cell FeFET 
array. With fixed ADC bit resolution, degradation of precision 
in computation is worse when 8bit/cell FeFETs are used 
compared to a case when 4 bit/cell FeFETs are used. We also 
note that the accuracy increases as the number of ADC bits 
change from 10 to 12; but the increase is marginal. Therefore, 
with 784 cells/row in 8bits/cell FeFET array, 10bit ADC shows 
target performance under area/power/latency constraints. 
Previous investigations with simpler data-sets (MNIST) [2] 
have shown acceptable accuracy with the state-of-the-art 
FeFET devices. We note that more complex data-sets 
(EMNIST) impose higher restrictions on the device 
imperfections and further research needs to address them before 
technology adoption. Fig.6(a) shows how the classification 
accuracy changes with different nonlinear conductance curves 
from Fig.2(b) in HATI model and Fig.6(b) presents a 
comparison of the classification accuracy between the HATI 
and HAI models. From the figure, we observe that the 
classification accuracy drops by ~20% as α changes from 0.25 
to 2.0. With the experimental data of FeFET conductance 
(α=0.4) shown in Fig.2(a), we achieve 67.38% of classification 
accuracy whereas the classification accuracy int eh FP model is 
74.92%. This shows that even with hardware-aware training, a 
deep DNN model working on a complex data-set shows 
significant loss of accuracy because of device non-linearity. 
Fig.7 presents how classification accuracy changes with respect 
to the depth of the network. As the number of hidden layers 
increase, we observe that the classification accuracy drops in 
HAI model as shown in Fig7(a). The accuracy in HAI model 
drops because the errors in the matrix-vector multiplication 
propagate across the layers when the number of layers is large.  
However, HATI model shows an increase of accuracy as depth 
of network increases as shown in Fig.7(b). This is a key insight 
which shows that even if the devices themselves suffer from 
non-linearity, we can improve the classification accuracy by 
adding more hidden layers and making the model more 
complex (and hence, over-parametrized). This, of course, 
comes with an increase in training time and area/power; a 
discussion which is beyond the scope of this letter. 
IV. CONCLUSION 
In this paper, we present how nonlinearity in conductance of 
FeFET significantly affects classification accuracy in training, 
necessitating the development of resistive memory 
technologies with higher linearity. We demonstrate that HATI 
models perform better that HAI models for higher non-linearity 
and the classification accuracy can be improved in HATI model 
by making the model over-parametrized. 
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Fig. 7.  Classification accuracy for FeFET array (8 bit/cell and 10bit ADC) as 
a function of the number of hidden layers.  
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Fig.6 (a) Classification accuracy as a function of the nonlinear conductance of 
FeFET in HATI model. (b) Classification accuracy comparison between HATI 
and HAI models with respect to nonlinearity in conductance of FeFET. 
α HATI[%] HAI[%]
0.25 69.41 67.91
0.4 67.03 58.47
0.7 61.64 47.48
2.0 50.50 38.01
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